- Add input for rf clock and trigger
- Add triggered RUN that turns on Sequencer only for one subframe after external trigger has been detected
- Add on-FPGA jtag control register for enable/disable of triggered readout


In software:
- Add corresponding jtag register bit in dyn cntrl jtag register data structure
- Add checkbox in Telegram gui to control triggered readout